# 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters 

$\qquad$
The MAX9174/MAX9175 are 670MHz, low-jitter, Iowskew 1:2 splitters ideal for protection switching, loopback, and clock and signal distribution. The devices feature ultra-low 1.0ps(RMS) random jitter (max) that ensures reliable operation in high-speed links that are highly sensitive to timing errors.
The MAX9174 has a fail-safe LVDS input and LVDS outputs. The MAX9175 has an anything differential input (CML/LVDS/LVPECL) and LVDS outputs. The outputs can be put into high impedance using the power-down inputs. The MAX9174 features a fail-safe circuit that drives the outputs high when the input is open, undriven and shorted, or undriven and terminated. The MAX9175 has a bias circuit that forces the outputs high when the input is open. The power-down inputs are compatible with standard LVTTL/LVCMOS logic. The power-down inputs tolerate undershoot of -1 V and overshoot of $\mathrm{V}_{\mathrm{CC}}$ +1 . The MAX9174/MAX9175 are available in 10-pin $\mu$ MAX and 10-lead thin QFN with exposed pad packages, and operate from a single +3.3 V supply over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.
Protection Switching Applications
Loopback
$\quad$ Clock Distribution

| Functional Diagram and Pin Configurations appear at end |
| :--- |
| of data sheet. |

## AUム×1/V

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters

ABSOLUTE MAXIMUM RATINGS<br>VCc to GND<br>$\qquad$ -0.3 V to +4.0 V<br>IN+, IN- to GND .-0.3V to +4.0 V<br>OUT_+, OUT_- to GND<br>$\qquad$<br>. 0.3 V to +4.0 V<br>$\overline{\text { PDO, }}$ PD1 to GND<br>-1.4 V to $(\mathrm{V} C \mathrm{C}+1.4 \mathrm{~V})$<br>Single-Ended and Differential Output<br>Short-Circuit Duration (OUT_+, OUT_-)<br>$\qquad$ .Continuous Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )<br>10-Pin $\mu$ MAX (derate $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )......... .444 mW<br>10-Lead QFN (derate $24.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...... 1951 mW Maximum Junction Temperature .................................... $+150^{\circ} \mathrm{C}$

Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
ESD Protection
Human Body Model ( $\mathrm{R}_{\mathrm{D}}=1.5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{S}}=100 \mathrm{pF}$ )
IN+, IN-, OUT_+, OUT $\pm 2 \mathrm{kV}$

IEC 61000-4-2 Level 4 ( $\mathrm{RD}_{\mathrm{D}}=330 \Omega, \mathrm{Cs}=150 \mathrm{pF}$ )
Contact Discharge IN+, IN-, OUT_+, OUT_$\pm 8 \mathrm{kV}$
Air-Gap Discharge IN+, IN-, OUT_+, OUT--...............$\pm 15 \mathrm{kV}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \overline{\mathrm{PD}}_{-}=$high, differential input voltage $\mathrm{IV} \mathrm{ID}=0.05 \mathrm{~V}$ to 1.2 V , MAX9174 input common-mode
 $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{VIDI}^{\mathrm{ID}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes $\left.1,2,3\right)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIFFERENTIAL INPUT (IN+, IN-) |  |  |  |  |  |  |  |
| Differential Input High Threshold | VTH |  |  |  |  | +50 | mV |
| Differential Input Low Threshold | VTL |  |  | -50 |  |  | mV |
| Input Current | IIN+, IIN- | Figure 1 |  | -20 |  | +20 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { IIN+, } \\ & \mathrm{I}_{\mathrm{IN}-} \end{aligned}$ | MAX9174 | $V_{C C}=0 V$ or open, Figure 1 | -20 |  | +20 | $\mu \mathrm{A}$ |
| Power-Off Input Current |  | MAX9175 | $\mathrm{V}_{\text {IN }+}=3.6 \mathrm{~V}$ or $0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=3.6 \mathrm{~V}$ or $\mathrm{OV}, \mathrm{V}_{\mathrm{CC}}=\mathrm{OV}$ or open, Figure 1 |  |  |  |  |
| Fail-Safe Input Resistors (MAX9174) | RIN1 | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{OV}$ or open, Figure 1 |  | 60 |  | 108 | k $\Omega$ |
|  | RIN2 |  |  | 200 |  | 394 |  |
| Input Resistors (MAX9175) | RIN3 | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{OV}$ or open, Figure 1 |  | 212 |  | 450 | k $\Omega$ |
| Input Capacitance | CIN | IN+ or IN- to GND (Note 4) |  |  |  | 4.5 | pF |
| LVTTL/LVCMOS INPUTS ( $\overline{\mathrm{PD}} \mathbf{0}, \overline{\mathrm{PD1}})$ |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+ \\ 1 \end{gathered}$ | V |
| Input Low Voltage | VIL |  |  | -1.0 |  | +0.8 | V |
| Input Current | In | $-1.0 \mathrm{~V} \leq \overline{\mathrm{PD}}_{-} \leq 0 \mathrm{~V}$ |  | -1.5 |  |  | mA |
|  |  | $\mathrm{OV} \leq \overline{\mathrm{PD}} \mathrm{P}_{-} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -20 |  | +20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}} \leq \overline{\mathrm{PD}}_{-} \leq \mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ |  |  |  | +1.5 | mA |
| LVDS OUTPUTS (OUT_+, OUT_-) |  |  |  |  |  |  |  |
| Differential Output Voltage | VOD | Figure 2 |  | 250 | 393 | 475 | mV |
| Change in Differential Output Voltage Between Logic States | $\Delta V_{O D}$ | Figure 2 |  |  | 1.0 | 15 | mV |
| Offset Voltage | Vos | Figure 3 |  | 1.125 | 1.29 | 1.375 | V |

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V} C \mathrm{C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \overline{\mathrm{PD}}_{-}=$high, differential input voltage $\mathrm{IV} \operatorname{ID} \mathrm{I}=0.05 \mathrm{~V}$ to 1.2 V , MAX9174 input common-mode
 $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{IV} \mathrm{IDI}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes $\left.1,2,3\right)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Change in Offset Voltage Between Logic States | $\Delta \mathrm{V}$ OS | Figure 3 |  |  | 1.0 | 15 | mV |
| Fail-Safe Differential Output Voltage (MAX9174) | VOD | Figure 2 |  | 250 | 393 | 475 | mV |
| Differential Output Resistance | RDIFF | V CC $=3.6 \mathrm{~V}$ or 0V |  | 86 | 119 | 160 | $\Omega$ |
| Power-Down Single-Ended Output Current | IPD | $\overline{P D_{-}}=$low | $\begin{aligned} & \text { VouT_+ = open, } \\ & \text { VoUT_- = 3.6V or OV } \\ & \hline \text { VoUT_- = open, } \\ & \text { VOUU_+ }=3.6 \mathrm{~V} \text { or OV } \end{aligned}$ | -1.0 | $\pm 0.03$ | +1.0 | $\mu \mathrm{A}$ |
| Power-Off Single-Ended Output Current | IOFF | $\begin{aligned} & \overline{\mathrm{PDO}}, \overline{\mathrm{PD1}}=\text { low, } \\ & \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or open } \end{aligned}$ | $\begin{aligned} & \text { VoUT_+ = open, } \\ & \text { VOUT_- = 3.6V or OV } \\ & \hline \text { VOUT_- }=\text { open, } \\ & \text { VOUT_+ }=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ & \hline \end{aligned}$ | -1.0 | $\pm 0.03$ | +1.0 | $\mu \mathrm{A}$ |
| Output Short-Circuit Current | los | V ID $=+50 \mathrm{mV}$ or -50 mV , VouT_+ $=0 \mathrm{~V}$ or VCC |  | -15 |  | +15 | mA |
| Differential Output Short-Circuit Current Magnitude | $\mid \mathrm{IosD}$ \| | V ID $=+50 \mathrm{mV}$ or $-50 \mathrm{mV}, \mathrm{V}$ OD $=0 \mathrm{~V}($ Note 4) |  |  |  | 15 | mA |
| Supply Current | IcC | $\begin{aligned} & \overline{\mathrm{PD0}}=\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{PD1}}=0 \mathrm{~V} \text { or } \\ & \overline{\mathrm{PDO}}=0 \mathrm{~V}, \overline{\mathrm{PD1}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |  |  | 26 | mA |
|  |  | $\overline{\mathrm{PDO}}=\mathrm{Vcc}, \overline{\mathrm{PD1}}=\mathrm{Vcc}$ |  |  | 25 | 35 |  |
| Power-Down Supply Current | ICCPD | $\overline{\mathrm{PD} 1}, \overline{\mathrm{PDO}}=0 \mathrm{~V}$ |  |  | 0.5 | 20 | $\mu \mathrm{A}$ |
| Output Capacitance | Co | OUT_+ or OUT_- to GND (Note 4) |  |  |  | 5.2 | pF |

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V} C \mathrm{C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \mathrm{CL}^{2}=5 \mathrm{pF}$, differential input voltage $\mathrm{IV} \mathrm{ID}=0.15 \mathrm{~V}$ to $1.2 \mathrm{~V}, \mathrm{MAX} 9174$ input common-mode voltage, $\mathrm{V}_{C M}=\left|\mathrm{V}_{I D} / 2\right|$ to ( $2.4 \mathrm{~V}-\mathrm{IV} \operatorname{ID} / 21$ ), MAX9175 input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $\left(\mathrm{V}_{\mathrm{CC}}-\left|\mathrm{V}_{\mathrm{ID}} / 2\right|\right), \overline{\mathrm{PD}_{-}}=$high, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{V}_{\mathrm{ID}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) $($ Notes $5,6,7)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-to-Low Propagation Delay | tPHL | Figures 4, 5 | 1.33 | 2.38 | 3.23 | ns |
| Low-to-High Propagation Delay | tPLH | Figures 4, 5 | 1.33 | 2.39 | 3.23 | ns |
| Added Deterministic Jitter | tDJ | Figures 4, 5 (Note 8) |  |  | 80 | ps(P-P) |
| Added Random Jitter | trJ | Figures 4, 5 |  |  | 1.0 | ps(RMS) |
| Pulse Skew \|tpLH-tPHL | tSkP | Figures 4, 5 |  | 10 | 141 | ps |
| Output-to-Output Skew | tskoo | Figure 6 |  | 14 | 45 | ps |
| Part-to-Part Skew | tSKPP1 | Figures 4, 5 (Note 9) |  | 0.4 | 1.3 | ns |
|  | tSKPP2 | Figures 4, 5 (Note 10) |  |  | 1.9 |  |
| Rise Time | tR | Figures 4, 5 | 110 | 257 | 365 | ps |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ | Figures 4, 5 | 110 | 252 | 365 | ps |
| Power-Down Time | tpD | Figures 7, 8 |  | 10 | 13 | ns |
| Power-Up Time | tPU | $\overline{\text { PD0, }}$ PD1 $=L \rightarrow H$, Figures 7, 8 |  | 18 | 35 | $\mu \mathrm{s}$ |
|  |  | $\overline{\mathrm{PDO}}=\mathrm{H}, \overline{\mathrm{PD1}}=\mathrm{L} \rightarrow \mathrm{H}$, Figures 7, 8 |  | 92 | 103 | ns |
|  |  | $\overline{\mathrm{PD1}}=\mathrm{H}, \overline{\mathrm{PDO}} \mathrm{L} \rightarrow \mathrm{H}$, Figures 7, 8 |  | 92 | 103 |  |
| Maximum Data Rate | Drmax | Figures 4, 5, $\left\|\mathrm{V}_{\mathrm{OD}}\right\| \geq 250 \mathrm{mV}$ (Note 11) | 800 |  |  | Mbps |
| Maximum Switching Frequency | $\mathrm{fmax}^{\text {m }}$ | Figures 4, 5, $\left\|\mathrm{V}_{\text {OD }}\right\| \geq 250 \mathrm{mV}$ (Note 11) | 670 |  |  | MHz |
| Switching Supply Current | Iccsw | $\mathrm{fIN}=670 \mathrm{MHz}$ |  | 55 | 65 | mA |
|  |  | $\mathrm{fIN}=155 \mathrm{MHz}$ |  | 35 | 44 |  |
| PRBS Supply Current | ICCPR | $\mathrm{D}_{\mathrm{R}}=800 \mathrm{Mbps}, 2^{23}-1$ PRBS input |  | 37 | 46 | mA |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}, \mathrm{V}_{\mathrm{TL}}, \mathrm{V}_{\mathrm{ID}}, \mathrm{V}_{\text {OD }}$, and $\Delta \mathrm{V}_{\mathrm{OD}}$.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100\% tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Tolerance on all external resistors (including figures) is $\pm 1 \%$.
Note 4: Guaranteed by design.
Note 5: AC parameters are guaranteed by design and characterization and are not production tested. Limits are set at $\pm 6$ sigma.
Note 6: $C_{L}$ includes scope probe and test jig capacitance.
Note 7: Pulse-generator output for differential inputs $\operatorname{IN+}$, IN- (unless otherwise noted): $f=670 \mathrm{MHz}, 50 \%$ duty cycle, $R_{O}=50 \Omega, t_{R}=$ 700 ps , and $\mathrm{t}_{\mathrm{F}}=700 \mathrm{ps}(0 \%$ to $100 \%)$. Pulse-generator output for single-ended inputs $\overline{\mathrm{PDO}}, \overline{\mathrm{PD1}}: \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=1.5 \mathrm{~ns}(0.2 \mathrm{VCC}$ to 0.8 V CC) $), 50 \%$ duty cycle, $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ settling to $\mathrm{V}_{C C}, \mathrm{~V}_{\mathrm{OL}}=-1.0 \mathrm{~V}$ settling to zero, $\mathrm{f}=10 \mathrm{kHz}$.

Note 8: Pulse-generator output for tDJ: $\operatorname{IVODI}=0.15 \mathrm{~V}, \mathrm{VOS}=1.25 \mathrm{~V}$, data rate $800 \mathrm{Mbps}, 2^{23}-1 \mathrm{PRBS}, \mathrm{RO}=50 \Omega, \mathrm{tR}=700 \mathrm{ps}$, and tF $=700$ ps ( $0 \%$ to $100 \%$ ).
Note 9: tSKPP1 is the magnitude of the difference of any differential propagation delays between devices operating under identical conditions.
Note 10: ISKPP2 is the magnitude of the difference of any differential propagation delays between devices operating over rated conditions.
Note 11: Meets all AC specifications.

# 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters 

Typical Operating Characteristics
$\left((\mathrm{MAX9174}) \mathrm{V}_{C C}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pf}, \overline{P D}_{-}=\mathrm{V}_{C C}\right.$, unless otherwise noted.)


DIFFERENTIAL PROPAGATION DELAY vs. TEMPERATURE



DIFFERENTIAL OUTPUT VOLTAGE
vs. FREQUENCY


OUTPUT-TO-OUTPUT SKEW
vs. TEMPERATURE



OUTPUT RISE/FALL TIME vs. TEMPERATURE


SUPPLY CURRENT vs. FREQUENCY


OUTPUT RISE/FALL TIME vs. SUPPLY VOLTAGE


## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters

Typical Operating Characteristics (continued)
$\left(\left(\mathrm{MAX9174)} \mathrm{~V}_{C C}=+3.3 \mathrm{~V}, \mathrm{~V}_{I D} \mathrm{I}=0.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%, C_{L}=5\right.\right.$ pf, $\overline{P D}_{-}=V_{C C}$, unless otherwise noted.)



PROPAGATION DELAY
vs. INPUT COMMON-MODE VOLTAGE


OUTPUT-TO-OUTPUT SKEW vs. INPUT COMMON-MODE VOLTAGE


PROPAGATION DELAY
vs. INPUT COMMON-MODE VOLTAGE


OUTPUT-TO-OUTPUT SKEW
vs. INPUT COMMON-MODE VOLTAGE


# 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters 

Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| $\boldsymbol{\mu M A X}$ | QFN |  |  |
| 1 | 1 | IN+ | Noninverting Differential Input |
| 2 | 2 | IN- | Inverting Differential Input |
| 3 | 3 | GND | Ground |
| 4 | 4 | $\overline{\text { PD1 }}$ | LVTTL/LVCMOS Input. OUT1+, OUT1- are high impedance to ground when $\overline{\text { PD1 }}$ is low. <br> Internal pulldown resistor to GND. |
| 5 | 5 | $\overline{\text { PD0 }}$ | LVTTL/LVCMOS Input. OUTO+, OUT0- are high impedance to ground when $\overline{\text { PDO }}$ is low. <br> Internal pulldown resistor to GND. |
| 6 | 6 | OUT0- | Inverting LVDS Output 0 |
| 7 | 7 | OUTO+ | Noninverting LVDS Output 0 |
| 8 | 8 | VCC | Power Supply |
| 9 | 9 | OUT1- | Inverting LVDS Output 1 |
| 10 | 10 | OUT1+ | Noninverting LVDS Output 1 |
| - | EP | Exposed <br> Pad | Exposed Pad. Solder to ground. |

Detailed Description
The MAX9174/MAX9175 are 670MHz, low-jitter, lowskew 1:2 splitters ideal for protection switching, loopback, and clock and signal distribution. The devices feature ultra-low 80psp-p deterministic jitter (max) that ensures reliable operation in high-speed links that are highly sensitive to timing error.
The MAX9174 has a fail-safe LVDS input and LVDS outputs. The MAX9175 has an anything differential input (CML/LVDS/LVPECL) and LVDS outputs. The outputs can be put into high impedance using the power-down inputs. The MAX9174 features a fail-safe circuit that drives the outputs high when the input is open, undriven and shorted, or undriven and terminated. The MAX9175 has a bias circuit that forces the outputs high when the input is open. The power-down inputs are compatible with standard LVTTL/LVCMOS logic.
The power-down inputs tolerate undershoot of -1 V and overshoot of VCC + 1V. The MAX9174/MAX9175 are available in 10-pin $\mu \mathrm{MAX}$ and 10-lead thin QFN packages, and operate from a single +3.3 V supply over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Current-Mode LVDS Outputs

The LVDS outputs use a current-steering configuration. This approach results in less ground bounce and less output ringing, enhancing noise margin and system speed performance.

A differential output voltage is produced by steering current through the parallel combination of the integrated differential output resistor and transmission line impedance/termination resistor. When driving a $100 \Omega$ termination resistor, a differential voltage of 250 mV to 475 mV is produced. For loads greater than $100 \Omega$, the output voltage is larger, and for loads less than $100 \Omega$, the output voltage is smaller. See the Differential Output Voltage vs. Load Resistance curve in Typical Operating Characteristics for more information. The outputs are short-circuit current limited for single-ended and differential shorts.

## MAX9174 Input Fail-Safe

The fail-safe feature of the MAX9174 sets the outputs high when the differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the input is undriven, noise at the input may switch the outputs and it may appear to the system that data is being sent. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when a driver output is in high impedance. A shorted input can occur because of a cable failure.

# 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters 

When the input is driven with a differential signal of $\left|V_{I D}\right|$ $=50 \mathrm{mV}$ to 1.2 V within a voltage range of 0 to 2.4 V , the fail-safe circuit is not activated. If the input is open, undriven and shorted, or undriven and terminated, an internal resistor in the fail-safe circuit pulls the input above VCC -0.3 V , activating the fail-safe circuit and forcing the outputs high (Figure 1).

## Overshoot and Undershoot Voltage Protection

The MAX9174/MAX9175 are designed to protect the power-down inputs ( $\overline{\mathrm{PDO}}$ and $\overline{\mathrm{PD1} 1) ~ a g a i n s t ~ l a t c h u p ~ d u e ~}$ to transient overshoot and undershoot voltage. If the input voltage goes above VCC or below GND by up to 1 V , an internal circuit limits input current to 1.5 mA .

## Applications Information

## Power-Supply Bypassing

Bypass the $V_{C C}$ pin with high-frequency surface-mount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to VCC.

## Differential Traces

Input and output trace characteristics affect the performance of the MAX9174/MAX9175. Use controlledimpedance differential traces ( $100 \Omega$ typ). To reduce radiated noise and ensure that noise couples as common mode, route the differential input and output signals within a pair close together. Reduce skew by matching the electrical length of the two signal paths that make up the differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain a constant distance between the differential traces to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities.

## Cables and Connectors

Interconnect for LVDS typically has a controlled differential impedance of $100 \Omega$. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.
Avoid the use of unbalanced cables such as ribbon or simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

Termination
The MAX9174/MAX9175 require external input and output termination resistors. For LVDS, connect an input

Table 1. Input Function Table

| INPUT | OUTPUTS |  |
| :---: | :---: | :---: |
| (IN+) - (IN-) |  | (OUT_+) - (OUT_-) |
| $\geq+50 \mathrm{mV}$ |  | H |
| $\leq-50 \mathrm{mV}$ |  | L |
| $-50 \mathrm{mV}<$ VID $<+50 \mathrm{mV}$ |  | Indeterminate |
| MAX9175 | Open |  |
| MAX9174 | Open, undriven <br> short, or undriven <br> parallel termination | H |

Table 2. Power-Down Function Table

| $\overline{\text { PD1 }}$ | $\overline{\text { PDO }}$ | OUT_+, OUT_- |
| :---: | :---: | :--- |
| H | H | Both outputs enabled |
| L or open | L or open | Shutdown to minimum power, <br> outputs high impedance to ground |
| L or open | High | OUT0 enabled, OUT1 high <br> impedance to ground |
| High | L or open | OUT1 enabled, OUT0 high <br> impedance to ground |



MAX9174 INTERNAL FALL-SAFE CIRCUIT
MAX9175 INPUT

Figure 1. Input Structure
termination resistor across the differential input and at the far end of the interconnect driven by the LVDS outputs. Place the input termination resistor as close to the receiver input as possible. Termination resistors should match the differential impedance of the transmission line. Use $1 \%$ surface-mount resistors.

# 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters 



Figure 2. VOD Test Circuit


Figure 3. Vos Test Circuit


Figure 4. Transition Time, Propagation Delay, and Output-to-Output Skew Test Circuit

The MAX9174/MAX9175 feature an integrated differential output resistor. This resistor reduces jitter by damping reflections produced by a mismatch between the transmission line and termination resistor at the far end of the interconnect.

Board Layout
Separate the differential and single-ended signals to reduce crosstalk. A four-layer printed circuit board with separate layers for power, ground, differential signals, and single-ended logic signals is recommended. Separate the differential signals from the logic signals with power and ground planes for best results.

## IEC 61000-4-2 Level 4 ESD Protection

The IEC 61000-4-2 standard (Figure 9) specifies ESD tolerance for electronic systems. The IEC 61000-4-2 model specifies a 150pF capacitor that is discharged into the device through a $330 \Omega$ resistor. The MAX9174/ MAX9175 differential inputs and outputs are rated for IEC 61000-4-2 level 4 ( $\pm 8 \mathrm{kV}$ Contact Discharge and $\pm 15 \mathrm{kV}$ Air-Gap Discharge). The Human Body Model (HBM, Figure 10) specifies a 100 pF capacitor that is discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor. IEC 61000-4-2 level 4 discharges higher peak current and more energy than the HBM due to the lower series resistance and larger capacitor.

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters



Figure 5. Transition Time and Propagation Delay Timing


Figure 6. Output-to-Output Skew

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters



Figure 7. Power-Up/Down Delay Waveform


Figure 8. Power-Up/Down Delay Test Circuit

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters



Figure 9. IEC 61000-4-2 Contact Discharge ESD Test Model
Pin Configurations



Figure 10. Human Body ESD Test Model
Functional Diagram


Chip Information
TRANSISTOR COUNT: 693
PROCESS: CMOS

## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## 670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


| PACKAGE VARIATIONS |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. CODE | N | D 2 | E 2 | e | JEDEC SPEC | b | $[(\mathrm{N} / 2)-1] \times \mathrm{e}$ |
| T633-1 | 6 | $1.50 \pm 0.10$ | $2.30 \pm 0.10$ | 0.95 BSC | MO229 / WEEA | $0.40 \pm 0.05$ | 1.90 REF |
| T833-1 | 8 | $1.50 \pm 0.10$ | $2.30 \pm 0.10$ | 0.65 BSC | MO229/WEEC | $0.30 \pm 0.05$ | 1.95 REF |
| T1033-1 | 10 | $1.50 \pm 0.10$ | $2.30 \pm 0.10$ | 0.50 BSC | MO229/WEED-3 | $0.25 \pm 0.05$ | 2.00 REF |

NOTES:
. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
2. COPLANARITY SHALL NOT EXCEED 0.08 mm .
4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS

SPECIAL CHARACTERISTIC(S).
6. " N " IS THE TOTAL NUMBER OF LEADS.

TIE
PACKAGE OUTLINE, $6,8 \& 10$ L,
TDFN
TDFN, EXPOSED PAD, $3 \times 3 \times 0.80 \mathrm{~mm}$

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

